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(57) ABSTRACT 
A circuit for harvesting electrical energy from a piezoelectric 
source and for storing the electrical energy in a battery 
includes an inductor that is configured to store electrical 
energy. A diode bridge-free switching network is configured 
to: direct electrical energy from the piezoelectric source to the 
inductor during a first portion of a piezoelectric charge gen-
erating cycle; and direct electrical energy from the inductor to 
the battery during a second portion of the piezoelectric charge 
generating cycle. 
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RECTIFIER-FREE PIEZOELECTRIC 
ENERGY HARVERSTER AND BATTERY 
CHARGER 
CROSS-REFERENCE TO RELATED 
APPLICATION(S) 
This application claims the benefit of U.S. Provisional 
Patent Application Ser. No. 61/345,770, filed May 18, 2010, 
the entirety of which is hereby incorporated herein by refer-
ence. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to electrical energy harvest-
ing systems and, more specifically, to an electrical energy 
harvesting system that is rectifier free. 
2. Description of the Related Art 
Microscale and nanoscale integrated devices are used in a 
variety of applications, including in biomedical implants and 
sensors. Many such devices are powered by electrical energy. 
Conventional power sources, such as electrochemical batter-
ies, are often used to power such integrated devices. However, 
2 
tric capacitance and therefore overcome the basic threshold-
voltage limitation, except the rectifier and its controller's 
headroom and quiescent current nonetheless limit the input 
voltage range of the system and dissipate power. 
Miniaturized mobile electronic systems, such as biomedi-
cal drug-delivery implants, acceleration-monitoring and 
pressure-monitoring sensors, and micro-sensor nodes in 
wireless networks, have so little space for energy storage that 
they suffer from short operational lives. Unfortunately, 
10 replacing easily exhaustible onboard batteries is prohibitive 
because the systems often conduct in situ measurements in 
unreachable places and operate in concert with numerous 
other devices, where the personnel and logistical costs of 
maintaining all batteries charged are unacceptably high. Har-
15 vesting energy, however, from light, heat, radiation, and 
motion is an attractive, though not easy alternative for replen-
ishing small batteries and capacitors. 
Although the application ultimately determines what 
energy source suits best, harvesting kinetic energy is prom-
20 ising because motion and vibrations are abundant and pro-
duce moderate power levels. For context, solar light generates 
more power, but only when exposed directly to the sun, and 
power densities derived from indoor lighting, thermal gradi-
ents, and radio-frequency (RF) waves fall well below their 
25 kinetic counterparts, although not all motion-based transduc-
ers perform equally well. Piezoelectric devices, in fact, when 
constrained to small platforms, generate more power than 
variable (electrostatic) capacitors and moving (electromag-
in certain applications, such as biomedical implants, replac-
ing or recharging batteries may be difficult and costly. One 
approach to recharging such batteries is to harvest electrical 
energy from piezoelectric structures subjected to ambient 
motion (such as muscle flexing in the case of biomedical 
implants or vibration in the case of environmental sensors, 30 
etc.). Typical piezoelectric structures include cantilevers 
made from a piezoelectric material, such as certain crystals, 
organic materials and ceramic structures, generate electrical 
charge when subject to mechanical force. For example, a zinc 
oxide crystal will generate a charge imbalance when sub-
jected to a bending force. Other piezoelectric structures gen-
erate charge when subjected to stress or strain. 
netic) coils. 
When considering a piezoelectric source, the internal 
charge configuration of the material changes (much like an ac 
current source) to generate an alternating voltage across the 
equivalent capacitance that its opposing surfaces present. The 
harvester circuit must therefore extract energy from the 
35 changing voltages of the piezoelectric capacitor and deposit 
charge into an energy-storage device. Because harvested 
power is low and uncorrelated to the load, a small battery or 
capacitor serves as the reservoir from which electrical func-Given that many piezoelectric structures are subject to 
periodic movements that have both a positive cycle and a 
negative cycle (such as a vibrating cantilever), the electricity 40 
generated by a piezoelectric structure is typically in the alter-
nating current form. However, most batteries require direct 
current to be recharged. Therefore, recharging a battery from 
tions in the system draw power on demand. 
Conventional approaches first rectify the incoming ac volt-
age with a diode bridge. Some techniques reduce the voltage 
(and therefore power losses) across the pn-junction diodes by 
using MOS switches and driving them with a comparator that 
senses and ensures only small positive terminal voltages a piezoelectric structure usually requires a device to convert 
the alternating current to direct current. 
A typical microscale alternating current to direct current 
converter includes a diode bride rectifier. Such a rectifier 
employs an arrangement of diodes that channels current dur-
ing both the positive cycle and the negative cycle onto an 
output in the form of a series of positive half-waves. In such 
45 allow the switches to close. Unfortunately, input voltages 
must nonetheless exceed their rectified outputs for the MOS 
switches to conduct, which means rectifiers place a threshold 
limit on the mechanical input. In other words, rectified har-
vesters only harvest energy above a minimum input level, so 
a rectifier, current from the piezoelectric structure usually 
must pass through two diodes and each diode typically has a 
voltage drop of between 0.2 V to 0.7 V (depending on the 
semiconductor technology employed). This voltage drop can 
50 they cannot extract all the energy the piezoelectric material 
offers. Although some systems extract more energy from the 
environment by boosting the transducer's electrical damping 
force with higher (LC-induced) piezoelectric voltages, the 
subsequent rectifier still suffers from a threshold minimum 
be greater than the voltage output from the piezoelectric 
structure and, therefore, usually requires that a voltage boost 
55 below which the harvester cannot harness energy. Further-
more, drawing maximum power requires an optimal rectified 
output voltage, so some approaches, at the cost of power, 
employ a correcting feedback loop that senses the harvester's 
be applied to the output from the piezoelectric structure so 
that the voltage being applied to the battery is greater than the 
voltage of the battery, otherwise no current would flow into 
the battery. Such a system tends to waste a considerable 60 
amount of energy. 
The problem is rectifying unpredictably small ac signals 
(which are prevalent in small volumes and with weak vibra-
tions whose peak voltages fall below the rectified output level 
targeted, requires low-loss, no-threshold rectifiers. Quasi- 65 
lossless LC energy-transfer networks that precede or follow 
the rectifier can extract all the energy stored in the piezoelec-
output current to set the optimal rectified level. 
Therefore, there is a need for an alternating current to direct 
current converter that does not incur the losses associated 
with a bridge rectifier. 
SUMMARY OF THE INVENTION 
The disadvantages of the prior art are overcome by the 
present invention which, in one aspect, is a circuit for harvest-
US 8,368,290 B2 
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ing electrical energy from a piezoelectric source and for stor-
ing the electrical energy in a battery that includes an inductor 
that is configured to store electrical energy. A diode bridge-
free switching network is configured to: direct electrical 
energy from the piezoelectric source to the inductor during a 
first portion of a piezoelectric charge generating cycle; and 
direct electrical energy from the inductor to the battery during 
a second portion of the piezoelectric charge generating cycle. 
In another aspect, the invention is a circuit for harvesting 
electrical energy that includes an alternating current source 10 
that is coupled between a first note and a second node. A load 
is coupled between a fifth node and the second node. An 
inductor, coupled between a third node and a fourth node, is 
configured to store electrical energy. A first switch is coupled 15 
between the first node and the third node. A second switch is 
coupled between the fourth node and the second node. A first 
unidirectional current directing device is coupled between the 
third node and the fifth node and is configured to allow current 
to flow only from the third node to the fifth node. A second 20 
unidirectional current directing device is coupled between the 
fourth node and the fifth node and is configured to allow 
current to flow only from the fourth node to the fifth node. A 
switch state controller is configured to control the first switch 
and the second switch. The switch state controller directs 25 
4 
FIG. 5 is a schematic diagram showing one embodiment of 
a delay circuit. 
FIG. 6 is a schematic diagram showing one embodiment of 
one experimental embodiment of a piezoelectric energy har-
vesting system. 
DETAILED DESCRIPTION OF THE INVENTION 
A preferred embodiment of the invention is now described 
in detail. Referring to the drawings, like numbers indicate like 
parts throughout the views. Unless otherwise specifically 
indicated in the disclosure that follows, the drawings are not 
necessarily drawn to scale. As used in the description herein 
and throughout the claims, the following terms take the mean-
ings explicitly associated herein, unless the context clearly 
dictates otherwise: the meaning of "a," "an," and "the" 
includes plural reference, the meaning of "in" includes "in" 
and "on." 
As shown in FIG. 1, one embodiment of a circuit 100 for 
harvesting electrical energy from a piezoelectric source 10 
(which can include a piezoelectric structure 12 and an inher-
ent capacitance 14), or other type of alternating current 
source, and for storing the electrical energy in a battery 20, or 
other type of load, includes an inductor 118 that stores elec-
trical energy from the piezoelectric source 10. A diode 
bridge-free switching network 110 directs electrical energy 
from the piezoelectric source 12 to the inductor 118 during a 
first portion of a piezoelectric charge generating cycle (such a 
as a period between when the piezoelectric source 10 begins 
electrical energy from the alternating current source to the 
inductor during a first portion of an alternating current charge 
generating cycle and directs electrical energy from the induc-
tor to the load during a second portion of the alternating 
current charge generating cycle. 30 either a positive (or negative) voltage cycle and when it 
reaches a maximum (or minimum) voltage peak) and directs 
electrical energy from the inductor 118 to the battery 20 
during a second portion (e.g., after a voltage peak) of the 
In yet another aspect, the invention is a method of harvest-
ing energy from a piezoelectric current generating source, in 
which an inductor is charged with a first bias during a first 
positive portion of a piezoelectric charge generating cycle 
from the piezoelectric current generating source. Current 35 
from the inductor is directed to a positive terminal of a load 
during a second positive portion of the piezoelectric charge 
generating cycle by coupling a first terminal of the inductor to 
the positive terminal of the load along a first circuit path. The 
inductor is charged with a second bias, opposite the first bias, 
during a first negative portion of the piezoelectric charge 
generating cycle from the piezoelectric current generating 
source. Current is directed from the inductor to the positive 
terminal of the load during a second negative portion of the 
piezoelectric charge generating cycle by coupling a second 
terminal of the inductor, different from the first terminal of the 
inductor, to the positive terminal of the load along a second 
circuit path, different from the first circuit path. 
These and other aspects of the invention will become 
apparent from the following description of the preferred 
embodiments taken in conjunction with the following draw-
ings. As would be obvious to one skilled in the art, many 
variations and modifications of the invention may be effected 
without departing from the spirit and scope of the novel 
concepts of the disclosure. 
BRIEF DESCRIPTION OF THE FIGURES OF 
THE DRAWINGS 
FIG. 1 is a schematic diagram showing one embodiment of 
an alternating current to direct current conversion circuit. 
FIGS. 2A-2D are a series of schematic diagrams showing 
current paths in the circuit shown in FIG. 1. 
FIGS. 3A-3B are two graphs showing electrical character-
istics of the circuit shown in FIG. 1 in relation to time. 
FIG. 4 is a schematic diagram showing one embodiment of 
a switch state control circuit. 
piezoelectric charge generating cycle. 
The piezoelectric source 10 is coupled between a first node 
111 and a second node 112, the inductor 118 is coupled 
between a third node 113 and a fourth node 114, and the 
battery 20 is coupled between a fifth node 115 and the second 
node 112. The switching network includes: a first switch 120 
40 coupled between the first node 111 and the third node 113; a 
second switch 122 coupled between the fourth node 114 and 
the second node 112. A first unidirectional current directing 
device 124 coupled between the third node 113 and the fifth 
node 115. The first unidirectional current directing device 
45 124 allows current to flow only from the third node 113 to the 
fifth node 115. Similarly, a second unidirectional current 
directing device 126 is coupled between the fourth node 114 
and the fifth node 115. The second unidirectional current 
directing device 126 allows current to flow only from the 
50 fourth node 114 to the fifth node 115. 
In one embodiment, both the first unidirectional current 
directing device 124 and the second unidirectional current 
directing device 126 each include a transistor 128 having a 
source, a drain and a gate. A comparator 130 compares the 
55 voltage at the source to the voltage at the drain and drives the 
gate so as to put the transistor 128 in a conducting state when 
current is flowing into the source side of the transistor 128. A 
driver element (such as a plurality of cascaded inverters, 
shown in FIG. 6) may be disposed between the output of the 
60 comparator and the gate of the transistor. 
A switch state controller 140, which is coupled to the 
piezoelectric source 10 via a resistor 142 and a series capaci-
tor 144 (also, the addition of a parallel capacitor might be 
necessary ifthe inherent capacitance 14 of the piezoelectric 
65 source is insufficient), controls the states of the first switch 
120 and the second switch 122, based on a voltage sensed at 
the piezoelectric source 10. 
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the battery, the system waits until the piezoelectric device 
charges Cpzr in the negative direction to its negative peak. 
The switched-inductor circuit then quickly energizes and de-
energizes LH in i:L - and i:B - from Cpzr to the battery. This 
negative-cycle transfer concludes the full cycle, and the 
sequence repeats as long as vibrations persist. 
Both the first switch 120 and the second switch 122 are 
closed during a first portion of a positive current generating 
portion of the piezoelectric charge generating cycle, as shown 
in FIG. 2A, during which time the inductor 118 is charged. 
Then the first switch 120 is maintained in a closed state and 
the second switch 122 is opened during a second portion of 
the positive current generating portion of the piezoelectric 
charge generating cycle. At the beginning of a first portion of 
a negative current generating portion of the piezoelectric 
charge generating cycle, as shown in FIG. 2C, both the first 
switch 120 and the second switch 122 are again closed, 
thereby charging the inductor 118 with a polarity opposite of 
the polarity it was charged in FIG. 2A. Then, as shown in FIG. 
2D, the first switch 120 is opened and the second switch 122 
Cpzr stores the energy that the piezoelectric material pro-
duces each half cycle (EIN+) and the switched-inductor con-
verter extracts EIN+ from Cpzr to reset Cpzr's voltagevpzrto 
10 0 V. Assuming piezoelectric current ipzris sinusoidal at Ipzr 
sin(wvIBt), v Fzrrises in positive-cycle time "tc+ to 
is maintained in a closed state during a second portion of the 15 
negative current generating portion of the piezoelectric 
charge generating cycle, thereby allowing current to flow 
from the inductor 118 into the battery. As shown in the graph 
300 in FIG. 3A, both switches 120 and 122 are closed in i:L + 
during which the inductor 118 is charged from the piezoelec- 20 
tric source 10. Then the first switch 120 is maintained in a 
closed state and the second switch 122 is opened during i:B +to 
allow the inductor to charge the battery. As shown in the graph 
310 in FIG. 3B, both switches 120and122 are closed during 
i:L-, thereby charging the inductor 118 with a polarity oppo- 25 
site of the polarity it was charged in the positive cycle. Then, 
the first switch 120 is opened and the second switch 122 is 
maintained in a closed state during i:B - to allow the current to 
flow from the inductor 118 into the battery 20. 
As shown in FIG. 4, one embodiment of the switch state 30 
controller 140 includes a comparator 410 coupled across 
resistor 142 and decoupled from a ground via capacitor 412. 
The comparator 410 detects the positive and negative voltage 
events across resistor 142 and generates an output 414 repre-
sentative thereof, which is fed into a delay circuit 420 (one 35 
embodiment of which is shown in FIG. 5). The comparator 
output 414 and the delay output 416 are fed into both anAND 
gate 422 and a NOR gate 432. A first driver element 424, 
which includes a plurality of cascaded inverters, repowers the 
output from the AND gate 422 to generate a first switch 40 
control signal 425 that drives the first switch 120. Similarly, a 
second driver element 434, which includes a second plurality 
of cascaded inverters, repowers the output from NOR gate 
432 to generate a second switch control signal 435 that drives 
the second switch 122. The first switch 120 and the second 45 
1 I ( /pzr l Vpzr(t) = -- ipzr(r)d/r = --- [1 - cos(wv!Bt)] 
Cpzr o wvIBCPzT 
After "tc +, C pzr accumulates 
Since the negative cycle generates an equivalent amount (i.e., 
EIN+""EIN-), the system harnesses 4Ip2 /lwvIB2Cpzr from 
each vibration period, which is four times ( 4x) more energy 
than the ideal diode-rectified case can possibly induce. 
In the positive cycle, with switch SI open, the switched-
inductor power stage waits for ipzr to charge Cpzr to peak 
positive voltage VPIEzop+· VPIEzoP+ is not the actual peak 
because the implemented circuit includes delay and offset, 
the causes and implications of which subsequent subsections 
will address. The controller then closes SI and SN to discharge 
Cpzrinto LHforenergizingtimei:L +,allowing LH's current iL 
to reach positive peak current ILP +. Because a capacitor fully 
discharges into an inductor in a quarter of its LC resonance 
period, the system sets i:L + to one-fourth of 2rol(L~pzr)· 
Afteri:L +,SN opens and iL charges the parasitic capacitance at 
v sw+ until non-inverting diode DN forward biases and steers 
iL's de-energizing (battery) current iBAr+ into the battery. 
Once DNcompletely drains LH, after de-energizing time i:B +, 
DNopens automatically (i.e., asynchronously). 
The negative cycle operates similarly, except the power 
stage inverts its functionality to realize an inverting buck-
boost translation. As such, the system waits for ipzr to charge 
Cpzr in the negative direction until Vpzr reaches negative 
peak voltage VPIEzop-· (Like before, VPIEzoP- is not accu-
switch 122 each include a first transistor 426 and a second 
transistor 428, whose gates are coupled to each other. The first 
transistor 426 has a leakage current that flows in a first direc-
tion and the second transistor 428 has a leakage current that 
flows in a second direction that is opposite of the first direc-
tion. 
One experimental embodiment 500 is shown in FIG. 6. In 
this embodiment 500, most of the components of the diode 
bridge-free switching network 510, except for the inductor 
518, can be embodied on a single chip. 
50 rate because of non-idealities in the circuit.) SI and SN then 
drain Cpzr into LH for one-fourth of LH"CPzr's resonance 
period, after which point SI opens and iL charges v sw-'s para-
sitic capacitance until inverting diode DI forward biases and 
conducts iL's de-energizing (battery) current iBAr- into the 
In this experimental embodiment, when vibrations move 
the piezoelectric cantilever in the positive cycle, the system 
waits until the voltage across piezoelectric capacitance Cpzr 
peaks, which happens when the transducer's cantilever 
reaches its maximum displacement. At this point, the system 
energizes harvesting inductor LH from Cpzr in energizing 
time i:L + and then de-energizes LH into the battery in de-
energizing time i:B +. Transferring energy this way only 
requires a few microseconds, which represents a negligible 
fraction of the millisecond vibration period, so the position of 
the transducer is, for all practical purposes, static during the 
transfer. Similarly, after depositing positive-cycle charge into 
55 battery. 
Unlike many rectified harvesters, this embodiment of a 
switched-inductor circuit can de-energize (and therefore har-
ness) all piezoelectric energy in Cpzn which is to say the 
circuit does not suffer from a minimum input threshold. What 
60 is more, LH automatically raises v sw+ and v sw- to whatever 
voltage the battery demands, which means the circuit does not 
require the additional de-de converter stage that use to drive 
charge into the battery. Unlike some other converters, which 
include a lossy feedback loop to adjust the rectifier output 
65 voltage to draw the maximum power from Cpzn embodi-
ments of the present invention can derive four times ( 4x) more 
energy than rectified harvesters without a correcting loop. 
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An integrated circuit version of this embodiment integrates 
the switches, controller, and bias generator into a single 2-µm 
Bi CMOS IC. Bias resistor RPTATand delay filter elements RD 
and CD are off chip for testing flexibility. For the same rea-
sons, external voltages V AD/ and v ADJ- adjust energizing 
times i:L +and i:L - externally. The piezoelectric cantilever, the 
battery, and LH are also off chip. 
A series combination of two NMOS transistors in an iso-
lated p-well implements both SI and SN The purpose of the 
back-to-back body diodes is to block the undesired diode 
current that would otherwise result through the body diode of 
a single transistor when v PZT swings below ground (in the 
negative cycle) or above battery voltage V BAT (in the positive 
cycle). Note that the series combination of two switches 
increases channel resistance and gate capacitance, which 
raise conduction and switching losses, respectively, but not to 
the extent body-diode conduction would dissipate power. 
8 
trans1t10ns to disengage MPDN (or MPDI). Because iL no 
longer carries sufficient current to power the comparator, the 
circuit shuts down automatically. 
During the tum-off transition, the comparator receives a 
small overdrive voltage so its shut-off time is longer than its 
counterpart is. As a result, while still closed, MPDN's (or 
MPD/ s) reverse current can not only discharge the battery but 
also dissipate power. To prevent this reverse current, the com-
parator shifts the shut-off trip-point up to transition earlier 
10 (when v sw is slightly above V BAT) by leaking current away 
from MNB through MNHI. The positive feedback that MNHI 
creates engages only after V cP ouT rises above ground by 
more than MNHI 's V TN' which happens after the comparator 
decides to raise V CF our In other words, MNHI accelerates 
15 the circuit only afterlt begins to trip. MNHI also imbalances 
gate-coupled pair MPB-MPo with MNH2 's current to offset 
v sw' s rising trip-point (and create a hysteresis) that helps in 
preventing transient and ringing events in v sw from asserting Allowing VpzT to swing below ground demands that SN's 
gate driver GDsN outputs a negative voltage. The reason for 
this is that, while SN is open during the negative cycle, when 20 
v PZT falls below ground, SI remains closed and, as a result, 
switch-node voltages Vsw+ and Vsw- follow VpzT below 
ground. During this time, driving SN' s gate to zero would not 
disengage SN. To avoid this problem, GDsN's last inverter 
stage connects to v PZT instead of ground. Accordingly, 
GDsN's output vGDSN ouTfollows VpzTduring the negative 
cycle and nears v BAT otherwise. Because SN's gate capaci-
tance is orders of magnitude below Cp2 /s, GDsN hardly 
drains Cpzn that is, has negligible impact on VpzT· 
inadvertent transitions in the comparator. 
The purpose of the control block is to determine when to 
start and stop energizing LH First, SI and SN should start 
discharging CFzTinto LH when v PZT peaks. To this end, com-
parator CP PK compares v PZT with a delayed version of itself 
(v D) to capture the moments when v FZTstops leading v D· That 
25 is to say, v PZT drops below v D when v PZT just begins falling 
from its positive peak and v PZT rises above v D when v PZT just 
begins increasing from its negative peak. 
CP PK incorporates about ±10 m V of hysteresis to deglitch 
noise in VpzT and vD. The cross-coupled, positive-feedback 
To reduce the diode-voltage conduction loss across bat-
tery-charging diodes DNand Diin the power stage, the circuit 
replaces them with low-drop synchronous MOS switches 
MPDN and MP Dr Here, comparators CP DN and CP DI sense 
when DNand Dp' s anode (switching) voltages v sw+ and v sw-
just surpass their cathode counterpart V BAT to engage MPDN 
and MP Db and switch them off otherwise. CP DN and CP DI 
must therefore (i) respond quickly (to reduce the time the 
lossy body-diodes conduct charging currents and keep MPDN 
and MPDI from draining the battery with negative current) and 
(ii) and dissipate little energy. 
A fast response implies considerable quiescent current and 
low energy means the comparators must operate only when 
needed (asynchronously): when LH drains iL into the battery 
(during i:B + and i:B -). Fortunately, i:B + and i:B- are a small 
fraction of the vibration period so energy remains low (at 0.5 
30 p-type mirror load unbalances then-type differential pair in 
both directions for that purpose. The circuit operates in sub-
threshold to minimize power (with nano-amps) so its delay is 
on the microsecond range. Such a slow response is tolerable 
because microseconds constitute a negligible fraction of the 
35 millisecond vibration period, meaning v PZT does not change 
appreciably in microseconds. To mitigate risk in evaluating 
the power stage and its basic control scheme, external nega-
tive source Yss extends CPPK's input common-mode range 
(ICMR) below ground so it can accommodate negative VpzT 
40 voltages. 
Ideally, the harvester should stop energizing LH after one-
fourth ofLH-CFzr's resonance period, after energizing peri-
ods i:L +and i:L-· For that, vAD/-RAD/ and vADJ--RADJ- set 
the source and sink currents that charge and discharge C ADJ so 
45 that CAD/s voltage reaches the threshold of the ensuing 
inverter in 1/2ro/(L~FzT). Since tolerance in RADJand CADJ 
offset this time, and other parasitic effects similarly shift how 
long CPzT should discharge into LH, vAD/ and vADJ- are 
nJ per cycle in the prototyped case). Considering that, the 
comparator powers only when iL is non-zero and the corre-
sponding switching (anode) voltage v sw is well above zero 
(above MPB and MNB's combined gate-source voltages), 
which only happens when LH is ready to charge the battery. 50 
During that time, some of iL (as limited by RBIAs) flows into 
bias mirror MNB-MNo to establish a threshold current about 
which Mpo determines the state of the comparator. That way, 
since MPB and Mpo match, Mpo conducts less current and 
engages MPDN (or MPDI) when V BAT is below v sw' and vice 
versa otherwise. 
adjustable (and off chip for testing flexibility). 
After discounting losses, the system harnesses up to 30 µ W 
(PH) from 72 µ W of transducer-generated power 
(PIN(LOADED)). Without the harvester (i.e., unloaded) and 
under equal mechanical stimulation, energy per cycle in C PZT 
(i.e., Cpzr'J.VPzT(UNLOADED)2fvIB) can generate less power 
55 (PIN(UNLOADED)) than when loaded (e.g., 40 versus 72 µW). 
This results, as expected, because extracting all Cpz/S posi-
tive- and negative-cycle energy resets (i.e., conditions) v PZT 
to zero, further increasing the transducer's electrical damping 
force and thereby inducing it to derive more energy from the 
Because the comparator does not draw current until v sw 
rises well above ground, iL charges Vsw's parasitic capaci-
tance Csw PAR quickly and MNo sinks sufficient current to 
ensure V c; ouT transitions low quickly (to engage MPDN or 
Mpm)· Note MPDN's (or MFD/s) body diode conducts cur-
rent while the comparator reacts to close MPDN (or MPDI). 
Once engaged, v swremains above V BAT by the Ohmic voltage 
iL produces across MPDN, s (or MPD/ s) series resistance. As a 
result, v swdecreases with L H, s falling i D as L H de-energizes. 
When iL reaches zero, which happens when the system 
exhausts LH's energy, v sw falls to V BAT and the comparator 
60 environment. Note PIN(UNLOADED) also represents the maxi-
mum input power a rectifier-based circuit can produce 
because a rectifier draws charge from CPzT without condi-
tioning its voltage. In other words, the best possible (and 
ideal) rectifier-based system would draw roughly 56% of 
65 what this embodiment can (e.g., 40 of72 µW). 
Although increasing the transducer's output power by up to 
78% or 1.78x (whenllvPZT(UNLOADED) is 1.2V) by loading it 
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with the prototyped harvester corroborates theory, which pre-
dicts a 4x (i.e., 400%) improvement. One reason for this 
discrepancy is CP PK's 36-m V input-referred offset causes the 
system to discharge Cpzr past Vpzr's peak after Cpzr loses 
some energy to vibrations. What is more, since the offset 
voltage does not scale with the input, the fraction of energy 
lost to vibrations is larger for smaller inputs, so loaded-to-
unloaded input-power ratio PIN(LOADED/PIN(UNLOADED) 
decreases from 1.78 rapidly (i.e., nonlinearly) with respect to 
/j,_vpzr(UNLOADED)· Parasitic resistances in switches SN and SI 10 
and across LH also reduce the transducer's output power 
because, instead of fully draining Cpzrinto LH by lowering 
v Pzr to zero, the converter pulls v Pzr to the voltage drop 
across SN, LH, and S/s combined series resistance RsN+REs 
RsI· This non-zero voltage not only represents renman~ 15 
energy that the system does not harvest but also lowers the 
peak amplitude (i.e., electrical damping force) of the ensuing 
half cycle. 
Ultimately, the harvesting conversion efficiency of the sys-
tem with respect to P IN(LOADED) across vibration strength falls 20 
between 40% and 50%. The system loses conduction energy 
Ee to the switches' finite resistances and LH's equivalent-
series resistance (ESR) when iL flows through LH during LH' s 
positive- and negative-cycle energizing and de-energizing 
times "tL+, "tB+, "tL-, and "tB-· However, LH de-energizes in 25 
considerably less time than it energizes (i.e., "tL +and "tL - are 
considerably longer than "tB +and "tB -) so Ee mostly consists 
of energizing losses: 
10 
Peak-detector comparator CPPK' the nanoamp-bias gen-
erator, adjustable delay block "tADJ' the logic gates, and DN 
and D/ s comparators CP DNand CP DI also dissipate quiescent 
energy (EQ). The losses in CP PK and the bias circuit, however, 
dominate EQ because they operate through the entire vibra-
tion cycle, whereas the other circuits only engage for a sub-
stantially smaller fraction. Overall, although higher input 
power increases IVPIEzop-1, ILP+, and ILP- and their associ-
ated switching losses Esw(GD) and Esw(IVJ' conduction losses 
Ee scales more rapidly with power (i.e., proportional to 
(ILP +)2 and (ILP-)2) so Ee ultimately dominates and limits 11H 
when mechanical vibrations are strong. Conversely, when 
vibrations are weak, EQ may dominate because E E 0 SW(GD)' 
and Esw(IV) scale with power. 
Vibrations in practical operating environments occur, for 
the most part, at relatively low frequencies, between maybe 1 
Hz for a person walking to 167 Hz for an engine cycling at 
10,000 revolutions per minute. What is more, the rate is often 
inconsistent and maybe even non-recurring, as in the case of 
human motion, wind-propelled movements, and vibrations 
generated from impact. What all this means is that matching 
the narrow band of a transducer to vibrations, which is the 
recipe for high conversion efficiency, is oftentimes impracti-
cal and unrealistic. 
Because the prototyped harvester automatically detects 
when to draw energy from Cpzn the system is capable of 
harnessing energy from non-periodic stimuli. When dropping 
a 145-g official major-league baseball from 40 cm above the 
30 
experimental setup table, for example, the impact of the ball 
bouncing once off the table induces the piezoelectric cantile-
ver to vibrate and produce the pulse train. In this case, the 
prototyped system charged 500 nF (from 3.04 V) from a 
single bounce for three separate trials by roughly 200 m V. 
where energizing times "tL +and "tL- equal (to"tLE) and I LP +;y'3 
and I LP - !v'3 are the root-mean-squared (RMS) currents flow-
ing through the resistors across "tL +and "tL-, respectively. Ee 
falls with increasing LH values because, even though "tLE 
increases with LH0 ·5 (from 1hrrv'(L~PZr)), (ILP +)2 and 
(ILP-)2 decrease with LH1 . Wider MOS transistors (i.e., lower 
RsI and RsN) also decrease E0 but at the expense of silicon 
real estate and higher switching gate-drive losses Esw(GD)' as 
the following discussion will elucidate. 
The system loses Esw(GD) in inverter drivers when they 
charge and discharge parasitic gate capacitances in SD SM and 
DN and D/s MPDN and MPDP Since all the switches in this 
embodiment engage and disengage once per cycle, gate-drive 
losses amount to 
Esw(Gnr( Csr+Cnr+CnN) Vnn2+CSNCVnn+I VPIEZOP-
1)2 
where Csb CDD CDM and CsN refer to the parasitic capaci-
tances that Sb D/s MPDb DN's MPDN' and SN introduce, 
respectively, which scale with transistor channel widths. Note 
SN causes more energy loss than other switches because its 
gate swings between V DD and V PIEzoP - . 
The system also loses overlap losses Esw(IV) when MOS 
drain currents and drain-source voltages shortly overlap 
every time they transition. This overlap occurs when SN and SI 
open because v sw+ and v sw- transition with a non-zero iL: 
Esw(IV)=(0.5ILP •-csN_oFF+0.5ILP -,s1_opp)( VBAr+ Vn) 
35 
Each drop produces the decaying vibrations where the 
system harvests energy by quickly draining C Pzr into L Hand 
then LH into the 500-nF capacitor each time v Pzr peaks. As 
v pzr' s peaks (and mechanical strength) decrease, however, 
peak-detector comparator CPPK's offset has a larger impact 
40 
on how much input power P IN(LOADED) the system harnesses 
so output power P Hdecreases more than basic theory predicts. 
Under these weak vibrations, in fact, RD-CD and CPPK's 
delays increase CPPK's offset to degrade performance. In 
contrast, just as CP PK' s offset adds to the effects of CP PK' s 
45 
delay in the positive half-cycle, the offset cancels delay in the 
negative half-cycle which means alternating the polarity of 
the offset can improve overall performance. 
Although the immediate aim of this research is to raise PH 
by increasing 11H and PIN(LOADED)' the ultimate metric is 
50 
end-to-end harvesting conversion efficiency llrorAD which 
refers to how much mechanical energy EME reaches the out-
put as harvested energy EH A means of applying a known 
value for EME (and approximating llrorAL) is to tie an object 
of known mass mw to the tip of the piezoelectric cantilever 
55 
with a light string and subsequently cut the link. Since the 
cantilever's elastic force F c balances the object's gravita-
tional pull F G' EME relates to F G and the cantilever's tip 
displacement distance de: 
60 
E _ Ked~ _ (Kede)de Fede Fede (mwg)de 
ME - -2- - --2-- = -2- = -2- = --2-
where VD refers to MPDNand MPD/s as body-diode voltage. 
Here, because iL is triangular and "tsN_OFFand "tsI OFF are SN 
and S/s corresponding off times, 0.5ILP +"tsN_oFFand0.5ILP- 65 
"tsI_OFF represent SN and S/s total conducted charge during 
transitions. 
where Kc and g refer to the spring constant and gravity's 
acceleration, respectively. 
This way, neglecting parasitic weights and assuming the 
string severs instantaneously, the prototyped harvester 
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charged (experimentally) 500 nF by roughly 400 m V from a 
3-g weight. As a result, subtracting the external supply's 
quiescent energy EQ (to the chip for CPPD bias generator, 
adjustable delay, and logic gates) and gate-driving losses 
Esw(GD) from the energy deposited in the 500-nF capacitor 
reduces EH to 
Eif0.5CBArtVBAT(F)2-VBAT(r,2)-EQ-Esw(GD) 
which ranged between 100 and 660 nJ when stimulated with 
1.2 to 10.8 µJ of EME from 1-, 2-, and 3-g weights to yield 10 
6.1±1.5% to 8.8±6.9% of11rorAL or En'EME· 
'llrorAL incorporates the collective performance of the 
transducer (l]pzrcLoADED)) and the harvester (11H), which 
means l]pzr(LOADED is 1lrorAL111Hor roughly 14%-20% when 
assuming11His 45% on average. Sincel]pzr(LOADED) includes 15 
a factor improvement the harvester induces, the unloaded 
counterpart (l]pzr(UNLOADED)) is less than 14%-20% by up to 
1.78x. Although this simple analysis is by no means accurate 
or complete, it shows that mechanical losses are significant at 
around 80% and conditioning the transducer to increase 20 
PIN(LOADED) is as important as reducing the losses across the 
switched-inductor converter (i.e., increasing 11H). 
The embodiment of a 2-µm BiCMOS switched-inductor 
piezoelectric harvester generates and steers up to 30 µ W from 
a periodic 72-µ W piezoelectric source into a capacitor or 25 
battery directly. In doing so, it increases the piezoelectric 
cantilever's electrical damping force to raise the transducer's 
(and therefore system's end-to-end) mechanical-electrical 
efficiency by up to 78%. The system also harnesses up to 659 
nJ from non-periodic vibrations with 6.1±1.5% to 8.8±6.9% 30 
end-to-end mechanical-electrical efficiencies. One key fea-
ture of the presented harvester is that it eliminates the need for 
a rectifier. As a result, the system no longer (i) places a 
threshold limit imposed by diodes and/or the output voltage 
on mechanical vibrations, (ii) loses power across an other- 35 
wise additional stage (i.e., across a rectifier), and (iii) limits 
how much the circuit dampens the transducer (to produce 
more power). Conditioning the piezoelectric device to gener-
12 
(ii) direct electrical energy from the inductor to the bat-
tery during a second portion of the piezoelectric 
charge generating cycle. 
2. The circuit of claim 1, wherein the piezoelectric source 
is coupled between a first node and a second node, the induc-
tor is coupled between a third node and a fourth node, and the 
battery is coupled between a fifth node and the second node, 
and wherein the switching network comprises: 
(a) a first switch coupled between the first node and the 
third node; 
(b) a second switch coupled between the fourth node and 
the second node; 
( c) a first unidirectional current directing device coupled 
between the third node and the fifth node and configured 
to allow current to flow only from the third node to the 
fifth node; 
( d) a second unidirectional current directing device 
coupled between the fourth node and the fifth node and 
configured to allow current to flow only from the fourth 
node to the fifth node; and 
( e) a switch state controller that is configured to control the 
first switch and the second switch. 
3. The circuit of claim 2, wherein the switch state controller 
is configured to: 
(a) close both the first switch and the second switch during 
a first portion of a positive current generating portion of 
the piezoelectric charge generating cycle; 
(b) maintain the first switch in a closed state and open the 
second switch during a second portion of the positive 
current generating portion of the piezoelectric charge 
generating cycle; 
( c) close both the first switch and the second switch during 
a first portion of a negative current generating portion of 
the piezoelectric charge generating cycle; and 
( d) open the first switch and maintain the second switch in 
a closed state during a second portion of the negative 
current generating portion of the piezoelectric charge 
generating cycle. 
4. The circuit of claim 2, wherein the switch state controller 
40 comprises: 
ate more power is an important attribute, as is the relatively 
simple and low-loss control strategy the system adopts to 
energize and de-energize the inductor directly into the 
energy-storage device. From a practical standpoint, the har-
vester is also able to harness energy from short, non-periodic 
mechanical vibrations, which are more prevalent in real-life 
applications, such as in human motion, wind-propelled 45 
movements, vibrations that objects crashing produce, and so 
on. 
(a) a resistor and a capacitor coupled across the piezoelec-
tric source; 
(b) a comparator having a first input coupled to a first 
terminal of the resistor and a second input coupled to a 
second terminal of the resistor, the comparator config-
ured to generate an output representative of a voltage 
event generated by the piezoelectric source; 
( c) a delay circuit responsive to the comparator output and 
configured to generate a delay output that is representa-
tive of the comparator output that has been delayed by a 
predetermined amount of time; and 
( d) a logic circuit that is responsive both the comparator 
output and the delay output and to generate a first switch 
control signal and a second switch control signal based 
on a current state of the comparator output and the delay 
output. 
The above described embodiments, while including the 
preferred embodiment and the best mode of the invention 
known to the inventor at the time of filing, are given as 50 
illustrative examples only. It will be readily appreciated that 
many deviations may be made from the specific embodiments 
disclosed in this specification without departing from the 
spirit and scope of the invention.Accordingly, the scope of the 
invention is to be determined by the claims below rather than 55 
being limited to the specifically described embodiments 
above. 5. The circuit of claim 4, wherein the logic circuit includes 
anAND gate that is configured to AND the comparator output 
and the delay output, thereby generating a first switch control 
60 signal and wherein the logic circuit includes an NOR gate that 
is configured to NOR the comparator output and the delay 
output, thereby generating a second switch control signal. 
What is claimed is: 
1. A circuit for harvesting electrical energy from a piezo-
electric source and for storing the electrical energy in a bat-
tery, comprising: 
(a) an inductor configured to store electrical energy; and 
(b) a diode bridge-free switching network that is config-
ured to: 
(i) direct electrical energy from the piezoelectric source 65 
to the inductor during a first portion of a piezoelectric 
charge generating cycle; and 
6. The circuit of claim 5, further comprising: 
(a) a first driver element disposed between the AND gate 
and the first switch; and 
(b) a second driver element disposed between the NOR 
gate and the second switch. 
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7. The circuit of claim 2, wherein the first switch and the 
second switch each include a first transistor in series with a 
second transistor, wherein the first transistor has a leakage 
current that flows in a first direction and the second transistor 
has a leakage current that flows in a second direction opposite 
of the first direction, wherein the first transistor and the sec-
ond transistor each have a gate that is responsive to a switch 
control signal from the switch state controller. 
8. The circuit of claim 2, wherein each of the first unidi-
rectional current directing device and the second unidirec-
tional current directing device comprises: 
(a) a transistor having a gate, a source coupled to a selected 
one of the third node and the fourth node, and a drain 
coupled the fifth node; and 
(b) a comparator having a negative input coupled to a 
selected one of the third node and the fourth node, and a 
positive input coupled to the fifth node and an output 
coupled the gate of the transistor. 
10 
15 
9. The circuit of claim 8, further comprising a driver ele- 20 
ment disposed between the output of the comparator and the 
gate of the transistor. 
10. A circuit for harvesting electrical energy, comprising: 
14 
( d) open the first switch and maintain the second switch in 
a closed state during a second portion of the negative 
current generating portion of the alternating current 
charge generating cycle. 
14. The circuit of claim 10, wherein the switch state con-
troller comprises: 
(a) a resistor and a capacitor coupled across the alternating 
current source; 
(b) a comparator having a first input coupled to a first 
terminal of the resistor and a second input coupled to a 
second terminal of the resistor, the comparator config-
ured to generate an output representative of a voltage 
event generated by the alternating current source; 
( c) a delay circuit responsive to the comparator output and 
configured to generate a delay output that is representa-
tive of the comparator output that has been delayed by a 
predetermined amount of time; and 
( d) a logic circuit that is responsive both the comparator 
output and the delay output and to generate a first switch 
control signal and a second switch control signal based 
on a current state of the comparator output and the delay 
output. 
15. The circuit of claim 14, wherein the logic circuit 
includes an AND gate that is configured to AND the com-(a) an alternating current source coupled between a first 
note and a second node; 
(b) a load coupled between a fifth node and the second 
node; 
( c) an inductor, coupled between a third node and a fourth 
node, configured to store electrical energy; 
25 parator output and the delay output, thereby generating a first 
switch control signal and wherein the logic circuit includes an 
NOR gate that is configured to NOR the comparator output 
and the delay output, thereby generating a second switch 
( d) a first switch coupled between the first node and the 30 
third node; 
( e) a second switch coupled between the fourth node and 
the second node; 
(f) a first unidirectional current directing device coupled 35 
between the third node and the fifth node and configured 
to allow current to flow only from the third node to the 
fifth node; 
(g) a second unidirectional current directing device 
coupled between the fourth node and the fifth node and 40 
configured to allow current to flow only from the fourth 
node to the fifth node; and 
control signal. 
16. The circuit of claim 15, further comprising: 
(a) a first driver element disposed between the AND gate 
and the first switch; and 
(b) a second driver element disposed between the NOR 
gate and the second switch. 
17. The circuit of claim 10, wherein the first switch and the 
second switch each include a first transistor in series with a 
second transistor, wherein the first transistor has a leakage 
current that flows in a first direction and the second transistor 
has a leakage current that flows in a second direction opposite 
of the first direction, wherein the first transistor and the sec-
ond transistor each have a gate that is responsive to a switch 
control signal from the switch state controller. 
(h) a switch state controller that is configured to control the 
first switch and the second switch so as to: 
(i) direct electrical energy from the alternating current 
source to the inductor during a first portion of an 
alternating current charge generating cycle; and 
18. The circuit of claim 10, wherein each of the first uni-
directional current directing device and the second unidirec-
45 tional current directing device comprises: 
(ii) direct electrical energy from the inductor to the load 
during a second portion of the alternating current 
charge generating cycle. 
11. The circuit of claim 10, wherein the alternating current 
source comprises a piezoelectric element. 
12. The circuit of claim 10, wherein the load comprises a 
50 
battery. 
55 
13. The circuit of claim 10, wherein the switch state con-
troller is configured to: 
(a) close both the first switch and the second switch during 
a first portion of a positive current generating portion of 
the alternating current charge generating cycle; 
(b) maintain the first switch in a closed state and open the 
second switch during a second portion of the positive 
current generating portion of the alternating current 
charge generating cycle; 
60 
( c) close both the first switch and the second switch during 65 
a first portion of a negative current generating portion of 
the alternating current charge generating cycle; and 
(a) a transistor having a gate, a source coupled to a selected 
one of the third node and the fourth node, and a drain 
coupled the fifth node; and 
(b) a comparator having a negative input coupled to a 
selected one of the third node and the fourth node and a 
positive input coupled to the fifth node and an output 
coupled the gate of the transistor. 
19. The circuit of claim 18, further comprising a driver 
element disposed between the output of the comparator and 
the gate of the transistor. 
20. A method of harvesting energy from a piezoelectric 
current generating source, comprising the steps of: 
(a) charging, from the piezoelectric current generating 
source, an inductor with a first bias during a first positive 
portion of a piezoelectric charge generating cycle; 
(b) directing current from the inductor to a positive termi-
nal of a load during a second positive portion of the 
piezoelectric charge generating cycle by coupling a first 
terminal of the inductor to the positive terminal of the 
load along a first circuit path; 
( c) charging, from the piezoelectric current generating 
source, the inductor with a second bias, opposite the first 
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bias, during a first negative portion of the piezoelectric 
charge generating cycle; and 
( d) directing current from the inductor to the positive ter-
minal of the load during a second negative portion of the 
piezoelectric charge generating cycle by coupling a sec- 5 
ond terminal of the inductor, different from the first 
16 
terminal of the inductor, to the positive terminal of the 
load along a second circuit path, different from the first 
circuit path. 
* * * * * 
